AD9265BCPZ-105

The AD9265 is a 16-bit, 125 MSPS analog-to-digital converter (ADC). The AD9265 is designed to support communications applications where high performance combined with low cost, small size, and versatility is desired.

Rated 5 Rating 5 | reviews | Write a review

Price:: US $53.00~54.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 5 :	54.00 / Piece
6 ~ 10 :	53.50 / Piece
100 ~ 200 :	53.00 / Piece

PartNumber:: AD9265BCPZ-105

Brand:: Analog Devices - AD | Pack: TQFN | D/C: 13+

Availability:: Supply Ability: 100/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Lian's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2014-06-20

From Other Seller

Part Number:AD9265BCPZ-105
US $53.00 - 54.00
Quantity:

piece

Product Summary

The AD9265 is available in a Pb-free, 48-lead LFCSP and is speci- fied over the industrial temperature range of ?40°C to +85°C.

Parametrics

Applications

Communications
Multimode digital receivers (3G)
GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, and TD-SCDMA
Smart antenna systems
General-purpose software radios
Broadband data applications
Ultrasound equipment

Features

Product Highlights

On-chip dither option for improved SFDR performance with low power analog input.
Proprietary differential input that maintains excellent SNR performance for input frequencies up to 300 MHz.
Operation from a single 1.8 V supply and a separate digital output driver supply accommodating 1.8 V CMOS or LVDS outputs.
Standard serial port interface (SPI) that supports various product features and functions, such as data formatting (offset binary, twos complement, or gray coding), enabling the clock duty cycle stabilizer, DCS, power-down, test modes, and voltage reference mode.
Pin compatibility with the AD9255, allowing a simple migration from 16 bits down to 14 bits.

Diagrams

The ADC output data format is either parallel 1.8 V CMOS or LVDS (DDR). A data output clock is provided to ensure proper latch timing with receiving logic.